Xilinx FPGAs and Zynq SoCs
Model, verify, and program your algorithms on Xilinx devices.
Domain experts and hardware engineers use MATLAB® and Simulink® to develop prototype and production applications for deployment on Xilinx® FPGA and Zynq® SoC devices. With MATLAB and Simulink, you can:
- Model hardware architecture at the system level
- Program your FPGA or SoC without writing any code
- Simulate and debug your FPGA or SoC using MATLAB and Simulink tools
- Perform production FPGA and SoC design
"As a mechatronic systems engineer, my expertise is in control systems and their models, not HDL and FPGAs. With Model-Based Design, I can use my insight and knowledge of the controller and the system being controlled to do more of the work normally done by FPGA engineers and reduce their workload."
Rob Reilink, DEMCON
Using MATLAB with Xilinx FPGAs and Zynq SoCs
Modeling for FPGA and SoC Programming
Add hardware architecture to your algorithm using MATLAB and Simulink. This includes fixed-point quantization (30:34), so you can use resources more efficiently, and native floating-point (8:55) code generation, so you can more easily program FPGAs. Reuse your tests and golden reference algorithm to simulate each successive refinement.
HDL Coder™ generates synthesizable VHDL or Verilog directly from HDL-ready Simulink and MATLAB function blocks for applications such as signal processing, wireless communications, motor and power control, and image/video processing. Xilinx System Generator for DSP and Xilinx Model Composer add Xilinx-specific blocks to Simulink, which can be integrated with native blocks for simulation and HDL code generation.
Analyze the effects of hardware and software architectures, including the use of memory and scheduling/OS effects, using SoC Blockset™.
Programming Xilinx FPGAs and Zynq SoCs
HDL Coder guides you through the steps to program your FPGA or SoC directly from Simulink without having to write a single line of code. From HDL Coder, you can optimize and generate synthesizable VHDL or Verilog along with AXI interfaces to plug into an SoC. From there you can call Embedded Coder to generate C/C++ to program the software that runs on the embedded processor.
You can download support packages for Xilinx FPGA and Zynq SoC devices for use with Embedded Coder and HDL Coder. These automate Xilinx Vivado synthesis, place and route, and FPGA/SoC programming. Fully automated workflows are available for supported boards, and address applications such as motor control, video/image processing, and software-defined radio.
FPGA Simulation and Debugging
HDL Verifier reuses your MATLAB and Simulink test environments to verify your FPGA design.
With cosimulation (5:35), you can automatically run your MATLAB or Simulink test bench connected to your Verilog or VHDL design running in a simulator from Mentor Graphics or Cadence Design Systems.
FPGA-in-the-loop simulation connects your MATLAB or Simulink test bench to supported Xilinx FPGA boards via Ethernet, JTAG, or PCI-Express (2:52).
Use MATLAB as an AXI Master interface (5:40) to send data to your FPGA, and insert data capture (4:09) logic to debug your FPGA using internal test points.
Production FPGA and SoC Design
Domain experts and hardware engineers use MATLAB and Simulink to collaborate on production FPGA and SoC design for wireless, image/video processing (20:59), motor and power control (24:20), and safety-critical applications.
HDL Coder high-level synthesis optimizations (49:42) help you meet your design’s goals while maintaining traceability between the generated RTL, the model, and the requirements, which is important for high-integrity workflows such as DO-254. Along with synthesizable VHDL and Verilog, HDL Coder generates IP cores that easily plug into Vivado IP Integrator for system integration. And HDL Verifier generates verification models (5:19) that help speed test bench development.
Let Us Know How We Can Help You
Contact us for a custom evaluation, and get pricing based on your needs.
Deploying LTE Wireless Communications on FPGAs
Read the whitepaper to learn about the complete workflow.