統計
All
ランク
of 172,330
コントリビューション
0 問題
0 解答
スコア
0
バッジ数
0
コントリビューション
0 投稿
コントリビューション
0 パブリック チャネル
平均評価
コントリビューション
0 ハイライト
平均いいねの数
Feeds
回答済み
HDL Coder compatibility with Microchip Libero SoC v2024.1 and roadmap for Libero 2025.x support
Which MATLAB releases officially support Libero SoC v2024.1? R2025a, R2025b, and R2026a officially support Libero SoC v2024.1. ...
HDL Coder compatibility with Microchip Libero SoC v2024.1 and roadmap for Libero 2025.x support
Which MATLAB releases officially support Libero SoC v2024.1? R2025a, R2025b, and R2026a officially support Libero SoC v2024.1. ...
1日 前 | 0
回答済み
Will Matlab HDL coder support Altera Agilex 3 and 5 series devices?
Support for Intel/Altera Agilex 3 and Agilex 5 devices is currently part of the future HDL Coder roadmap and is not yet availabl...
Will Matlab HDL coder support Altera Agilex 3 and 5 series devices?
Support for Intel/Altera Agilex 3 and Agilex 5 devices is currently part of the future HDL Coder roadmap and is not yet availabl...
10日 前 | 0
回答済み
Using rate transition blocks in HDL coder
A Rate Transition block does not infer a FIFO in HDL, even when ✔ Ensure data integrity during data transfer and ✔ Ensure dete...
Using rate transition blocks in HDL coder
A Rate Transition block does not infer a FIFO in HDL, even when ✔ Ensure data integrity during data transfer and ✔ Ensure dete...
14日 前 | 0
回答済み
HDL multi rate simulation
Can you share a sample model? It sounds like you have parts of the design that do not need to be updated at 20e-9s, if that is ...
HDL multi rate simulation
Can you share a sample model? It sounds like you have parts of the design that do not need to be updated at 20e-9s, if that is ...
14日 前 | 0
回答済み
how to deal with stream data to HDLFFT?
Implement FFT Algorithm for FPGA HDL Coder, DSP HDL Toolbox, Simulink This example shows how to implement a hardware-targeted ...
how to deal with stream data to HDLFFT?
Implement FFT Algorithm for FPGA HDL Coder, DSP HDL Toolbox, Simulink This example shows how to implement a hardware-targeted ...
約1ヶ月 前 | 0
回答済み
HDL QPSK Transmitter and Receiver example problem
Please reach out to tech support if it is still reproducible. Here is the generated output for the example. >> makehdl('commhdl...
HDL QPSK Transmitter and Receiver example problem
Please reach out to tech support if it is still reproducible. Here is the generated output for the example. >> makehdl('commhdl...
約1ヶ月 前 | 0
回答済み
matlab to vhdl conversion
You should consider using MATLAB Copilot to translate your MATLAB to follow Synthesis friendly rules. Here is some guidance to...
matlab to vhdl conversion
You should consider using MATLAB Copilot to translate your MATLAB to follow Synthesis friendly rules. Here is some guidance to...
約1ヶ月 前 | 0
回答済み
Build Linux Image for HDL Coder
Build Custom Linux Image for HDL Coder IP Core https://www.mathworks.com/help/hdlcoder/ug/xilinx-zynq-linux-image-for-custom-bo...
Build Linux Image for HDL Coder
Build Custom Linux Image for HDL Coder IP Core https://www.mathworks.com/help/hdlcoder/ug/xilinx-zynq-linux-image-for-custom-bo...
約2ヶ月 前 | 0
| 採用済み
回答済み
CIC Filter
These two blocks support HDL Code Generation CIC Decimator https://www.mathworks.com/help/dsphdl/ref/cicdecimator.html https:...
CIC Filter
These two blocks support HDL Code Generation CIC Decimator https://www.mathworks.com/help/dsphdl/ref/cicdecimator.html https:...
約2ヶ月 前 | 0
回答済み
I want to generate HDL from a System Object that contains several dsp.FIRFilter objects, the number of which is determined by a Nontunable property
You are correct. HDL Coder (and hardware modeling in general) does not support dynamic behavior in MATLAB code. All structural...
I want to generate HDL from a System Object that contains several dsp.FIRFilter objects, the number of which is determined by a Nontunable property
You are correct. HDL Coder (and hardware modeling in general) does not support dynamic behavior in MATLAB code. All structural...
約2ヶ月 前 | 0
| 採用済み
回答済み
HDL Code Generation for Moving Maximum function
HDL Coder does not support Moving Maximum block in DSP System Toolbox out of the box. Consider using the attached model built us...
HDL Code Generation for Moving Maximum function
HDL Coder does not support Moving Maximum block in DSP System Toolbox out of the box. Consider using the attached model built us...
約2ヶ月 前 | 0
質問
HDL Code Generation for Moving Maximum function
How do I generate HDL Code from Moving Maximum block in DSP System Toolbox?
約2ヶ月 前 | 1 件の回答 | 0
1
回答回答済み
Delay balancing failed when generating HDL code
It looks like you are hitting a delay balancing error due to latency in a feedback look in the model cannot be matched. https...
Delay balancing failed when generating HDL code
It looks like you are hitting a delay balancing error due to latency in a feedback look in the model cannot be matched. https...
約2ヶ月 前 | 0
回答済み
simulink can't map matrie to RAM
Hi, Can you please share the model here or reach out to technical support for additional guidance? Thanks
simulink can't map matrie to RAM
Hi, Can you please share the model here or reach out to technical support for additional guidance? Thanks
約2ヶ月 前 | 0
回答済み
Getting Error while using HDL Coder
If you are still facing the issue please reach out to MathWorks technical support. I tried the example model in R2025b release ...
Getting Error while using HDL Coder
If you are still facing the issue please reach out to MathWorks technical support. I tried the example model in R2025b release ...
2ヶ月 前 | 0
回答済み
Errors when using HDL coder
Can you reach out to technical support with the reproduction steps? Contact Support - MATLAB & Simulink
Errors when using HDL coder
Can you reach out to technical support with the reproduction steps? Contact Support - MATLAB & Simulink
2ヶ月 前 | 0
回答済み
sampling time mismatch in simulink and harware
You do not have to model at the FPGA clock rate in the Simulink model. There are several strategies possible. HDL Coder Evaluat...
sampling time mismatch in simulink and harware
You do not have to model at the FPGA clock rate in the Simulink model. There are several strategies possible. HDL Coder Evaluat...
2ヶ月 前 | 0
回答済み
An instance of AMD cannot be generated in the HDL Coder
https://www.mathworks.com/help/hdlcoder/ug/generate-hdl-code-amd-floating-point-library.html If you are using a recent release ...
An instance of AMD cannot be generated in the HDL Coder
https://www.mathworks.com/help/hdlcoder/ug/generate-hdl-code-amd-floating-point-library.html If you are using a recent release ...
2ヶ月 前 | 1
| 採用済み
回答済み
How to register a reference design that contains block design, rtl, and xilinx IP core?
HDL Coder has a lot of integration touch points with custom code, custom IP core modules and integrating with Vits Model Compose...
How to register a reference design that contains block design, rtl, and xilinx IP core?
HDL Coder has a lot of integration touch points with custom code, custom IP core modules and integrating with Vits Model Compose...
3ヶ月 前 | 0
回答済み
generated HDL code failing in cadence AMS
https://www.mathworks.com/help/hdlcoder/index.html HDL Coder generates Synthesizable RTL. For the list of supported...
generated HDL code failing in cadence AMS
https://www.mathworks.com/help/hdlcoder/index.html HDL Coder generates Synthesizable RTL. For the list of supported...
3ヶ月 前 | 1
回答済み
fixdt outof bounds error for data conversion block
This looks like an unexpected behavior and is a bug in the block implementation. https://www.mathworks.com/help/wireless-hdl/u...
fixdt outof bounds error for data conversion block
This looks like an unexpected behavior and is a bug in the block implementation. https://www.mathworks.com/help/wireless-hdl/u...
3ヶ月 前 | 0
回答済み
Import VHDL in simulink
importhdl Import Verilog or VHDL code and generate Simulink model https://www.mathworks.com/help/hdlcoder/ref/importhdl.html ...
Import VHDL in simulink
importhdl Import Verilog or VHDL code and generate Simulink model https://www.mathworks.com/help/hdlcoder/ref/importhdl.html ...
3ヶ月 前 | 0
回答済み
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share your test model along with the version of MATLAB you are using? We tested with R2025b using the atta...
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share your test model along with the version of MATLAB you are using? We tested with R2025b using the atta...
4ヶ月 前 | 0
回答済み
Sine and Cosine HDL Optimised Block
Please find attached a basic model using the block. https://www.mathworks.com/help/hdlcoder/ref/sinehdloptimizedandcosinehdlopt...
Sine and Cosine HDL Optimised Block
Please find attached a basic model using the block. https://www.mathworks.com/help/hdlcoder/ref/sinehdloptimizedandcosinehdlopt...
4ヶ月 前 | 0
回答済み
Regarding HDL_Coder license
Please reach out to the tech support and connect with the licensing team.
Regarding HDL_Coder license
Please reach out to the tech support and connect with the licensing team.
5ヶ月 前 | 0
回答済み
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share the sample model? The input types and block parameters are essential for generating HDL code. Addition...
HDL Coder generated Verilog code for 2-D LUT block propogates X in Vivado Simulator
Could you please share the sample model? The input types and block parameters are essential for generating HDL code. Addition...
5ヶ月 前 | 0
回答済み
Error in Setup for HDL Coder Support Package for AMD FPGA and SoC Devices
What version of MATLAB are you using? Have you reached out to tech support?
Error in Setup for HDL Coder Support Package for AMD FPGA and SoC Devices
What version of MATLAB are you using? Have you reached out to tech support?
5ヶ月 前 | 0
回答済み
Why am I getting the error "found unsupported dynamic matrix type" in HDL Coder R2024b?
Related Thread https://www.mathworks.com/matlabcentral/answers/2179433-why-does-hdl-code-generation-give-errors-when-variable-s...
Why am I getting the error "found unsupported dynamic matrix type" in HDL Coder R2024b?
Related Thread https://www.mathworks.com/matlabcentral/answers/2179433-why-does-hdl-code-generation-give-errors-when-variable-s...
5ヶ月 前 | 0
回答済み
Discrepancy between Simulink and hdl code behaviour
Could you reach out to tech support for assistance, or alternatively, share your model here? We’d be happy to take a look and pr...
Discrepancy between Simulink and hdl code behaviour
Could you reach out to tech support for assistance, or alternatively, share your model here? We’d be happy to take a look and pr...
6ヶ月 前 | 0
回答済み
i want to implement 5G NR OFDM system in verilog code using HDL coder
https://www.mathworks.com/help/soc/ug/5g-nr-intro-downlink-signal-detection-rfsoc.html This example shows how to deploy a 5G ...
i want to implement 5G NR OFDM system in verilog code using HDL coder
https://www.mathworks.com/help/soc/ug/5g-nr-intro-downlink-signal-detection-rfsoc.html This example shows how to deploy a 5G ...
7ヶ月 前 | 0
