Characterisation error in HDL code generation?

1 回表示 (過去 30 日間)
Dylan Jackway
Dylan Jackway 2024 年 10 月 6 日
コメント済み: Steven Hatcher 2024 年 10 月 7 日
When generating RTL code for VHDL for an Artix-7 using FPGA-In-The-Loop, I'm met with these error messages and only the first section of the design is characterised. The critical path is given as 0ns.
Unexpected error during HDL Code Generation.
Contact support@mathworks.com with reproduction steps.
Assertion failed with debug message:
B:\matlab\src\cgir_hdl\target_analysis\ParameterizedDatabaseReader.cpp:101:paramChar
Error in characterization.readCharacterizationData
Error in slhdlcoder.HDLCoder/runPIRTransformAndCodegen
Error in slhdlcoder.HDLCoder/makehdl
Error in downstream.DownstreamIntegrationDriver/runGenerateRTLCodeAndTestbench
Error in runGenerateRTLCodeAndTestbench
Error in Simulink.ModelAdvisor/executeCheckCallbackFct
Error in Simulink.ModelAdvisor/run
Error in Simulink.ModelAdvisor/runCheck
Error in ModelAdvisor.Node/runTaskAdvisor'
  1 件のコメント
Steven Hatcher
Steven Hatcher 2024 年 10 月 7 日
Hi Dylan,
  1. What release are you using?
  2. Are you specifying a custom timing database you generated using genhdltdb with TimingDatabaseDirectory?
Steven

サインインしてコメントする。

回答 (1 件)

Kiran Kintali
Kiran Kintali 2024 年 10 月 7 日
編集済み: Kiran Kintali 2024 年 10 月 7 日
This is an unexpected error. What version of MATLAB are you using?
Can you share the model? Do not hesitate to reach out to tech support for a workaround. Thanks

カテゴリ

Help Center および File ExchangeCode Generation についてさらに検索

製品


リリース

R2024a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by