Community Profile

photo

Bharath Venkataraman


Last seen: 18日 前

MathWorks

196 2013 年以降の合計貢献数

Bharath Venkataraman's バッジ

  • 12 Month Streak
  • Revival Level 2
  • Knowledgeable Level 3
  • First Answer

詳細を表示...

貢献した分野
表示方法

回答済み
How to configure modelsim in Matlab?
You can specify the vsimdir property value pair via vsimargs to vsimulink. See this page for details. You should also be able t...

19日 前 | 0

回答済み
Matlab HDL coder target frequency
The FFT HDL Optimized block & System object allow you to send 2^N samples per clock into the FFT. If you are able to get an FPGA...

約1ヶ月 前 | 0

回答済み
Discrete FIR Filter input port
As you have observed, all the coefficients are to be provided at the input interface. One way to do this would be to take each ...

約1ヶ月 前 | 0

回答済み
'vsim' requires HDL Verifier.
If you are trying to co-simulate MATLAB code and HDL code in ModelSim, you will need the HDL Verifier product to do so.

6ヶ月 前 | 1

回答済み
LTE HDL MIB Recovery block explanation
The LTE Toolbox example on Cell Search has further information and MATLAB code that you can run. For the HDL implementation, yo...

8ヶ月 前 | 0

| 採用済み

回答済み
How do I call an FFT multiple times with HDL Coder: System Object Methods in Loops?
As shown in the example, the HDL FFT needs into the separated out into a separte design file. The example puts the HDL-optimized...

8ヶ月 前 | 0

回答済み
Implementing scanning indow using HDL FIFOs
We have a block that does the windowing - please look at the Line Buffer block. I believe this will meet your needs.

8ヶ月 前 | 0

回答済み
F-OFDM filtering for 5G
You are right - this is not a formal part of the 5G standard. You can look at this example to see how F-OFDM behaves vs. OFDM. ...

8ヶ月 前 | 0

| 採用済み

回答済み
how to plot 8 bit data which is receiving from FPGA by UART?
You can display this via the Logic Analyzer or Time Scope.

8ヶ月 前 | 0

回答済み
Super Sample Rate FIR Resource Utilization
HDL code for the super-sample FIR Filters does optimize for powers of 2, zeros and symmetry. I've attached a simple model which ...

9ヶ月 前 | 0

| 採用済み

回答済み
Implementation of median filter on FPGA
Are you able to generate VHDL (which is the default), or is there an error during HDL code genration? The last section (Generat...

9ヶ月 前 | 0

回答済み
Implementation of median filter on FPGA
Here is a link to an example of how to do this in Simulink.

10ヶ月 前 | 0

| 採用済み

回答済み
converting a vector input to scalar
The Signal From Workspace block should help you get your data into Simulink. https://www.mathworks.com/help/dsp/ref/signalfromw...

10ヶ月 前 | 0

回答済み
CRC generation in HDL
You can set the CRC polynomial on the block and send in the bits either serially or multiple bits at a time based on your polyno...

11ヶ月 前 | 0

回答済み
How to speed up a Simulink simulation of slow mechanics requiring a fast clock?
There are a wide variety of things you can do. The first thing to try is to run the model in Accelerator or Rapid Accelerator mo...

1年以上 前 | 0

回答済み
Cosimulation Wizard and required toolboxes
You need the HDL Verifier product to use the Cosimulation Wizard.

1年以上 前 | 0

回答済み
HDL Coder - reducing size of fixed-point variables
The number of bytes taken to store the fixed-point variable in MATLAB does not determine the number of bits in HDL. te number of...

1年以上 前 | 0

回答済み
Generating VHDL code from MATLAB program using HDL generator
Is there a pattern to how x gets its value that you can utilize here? For example, if x is incremented by 1 all the time, or onl...

1年以上 前 | 0

回答済み
"Abnormal exit: Can't find bus object 'pixelcontrol' in the MATLAB workspace" error in HDL Coder
Please try running the command pixelcontrolbus in the MATLAB command line.

1年以上 前 | 0

| 採用済み

回答済み
Why i do not get a fixed point out from a FFT HDL optimized block in simulink?
I may need the model to do further debugging. In the meantime, I created a simple FFT model in R2018b which seems to do the righ...

1年以上 前 | 1

| 採用済み

回答済み
Why i do not get a fixed point out from a FFT HDL optimized block in simulink?
Could you double click on the FFT block and send a snapshot of its parameters?

1年以上 前 | 0

回答済み
HDL Coder doesn't create input for clock signal
Does your MATLAB code have states? You need to have some state in the MATLAB code to have resets and clocks. This is an example...

1年以上 前 | 0

回答済み
What values to use for minimum blancking for a pixel streaming interface
Typical video interfaces (240p and higher resolution) will have sufficient blanking, so one way to go is to pick blanking requir...

1年以上 前 | 0

回答済み
VariableSizeFFTHDLExample File Not found
The LTE HDL Toolbox product is required for this example.

1年以上 前 | 0

| 採用済み

回答済み
How to read an image in a simulink
Please look at the examples in Vision HDL Toolbox to see how to go about doing this. https://www.mathworks.com/help/visionhdl/e...

1年以上 前 | 0

回答済み
使用Generate HDL Code from MATLAB Code Using the Command Line Interface时,显示错误使用 codegen
It appears that you need to set up the path to ISE. See teh function hdlsetuptoolpath for information on how to do this.

1年以上 前 | 0

回答済み
Differences in Performance Between Simulink and Matlab FIRs
Attached is a model where I have taken your coefficients and ran them through fitler and the FIR Filter block. The numbers seem ...

1年以上 前 | 0

回答済み
Differences in Performance Between Simulink and Matlab FIRs
Could you please pass along a complete script that runs? I think Fs=30e6 from your comments, but I do not have data defined.

1年以上 前 | 0

回答済み
Differences in Performance Between Simulink and Matlab FIRs
I suggest using the the Discrete FIR Filter block with the coefficients you used for MATLAB. If that works, it is the easiest wa...

1年以上 前 | 0

回答済み
How to use boolean to control switch with fixed point data.
S1 and S2 when they are assigned to mealy_state_reg likely need to be fixed point. Try using assignements as follows: mealy_st...

1年以上 前 | 0

Load more