Community Profile

photo

MathWorks HDL Coder Team

MathWorks

Last seen: 約2ヶ月 前 2020 年からアクティブ

Followers: 0   Following: 0

連絡

統計

All

Feeds

表示方法

送信済み


HDL Coder Support Package for Intel FPGA and SoC Devices
Generate and deploy HDL code and Embedded Software from MATLAB and Simulink for Intel FPGA and SoC devices

30日 前 | ダウンロード 23 件 |

Thumbnail

送信済み


HDL Coder Support Package for Xilinx FPGA and SoC Devices
Generate and deploy HDL code and Embedded Software from MATLAB and Simulink for Xilinx FPGA and SoC devices

30日 前 | ダウンロード 65 件 |

Thumbnail

送信済み


HDL Coder Evaluation Reference Guide
Getting started guide for learning and evaluating HDL Coder

4ヶ月 前 | ダウンロード 50 件 |

Thumbnail

送信済み


HDL Coder Support Package for Xilinx RFSoC Devices
Generate code for the FPGA portion of RFSoC devices

7ヶ月 前 | ダウンロード 16 件 |

Thumbnail

送信済み


Vision HDL Toolbox Support Package for Xilinx Zynq-Based Hardware
Design and prototype vision systems using Xilinx Zynq-based hardware

7ヶ月 前 | ダウンロード 13 件 |

Thumbnail

送信済み


HDL Coder Support Package for Xilinx FPGA Boards
Generate and deploy HDL code for Xilinx development boards

7ヶ月 前 | ダウンロード 21 件 |

Thumbnail

送信済み


HDL Coder Support Package for Intel FPGA Boards
Generate and deploy HDL code for Altera development boards

7ヶ月 前 | ダウンロード 13 件 |

Thumbnail

送信済み


HDL Coder Self-Guided Tutorial
Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.

約1年 前 | ダウンロード 114 件 |

Thumbnail

送信済み


HDL Coder Support Package for Microchip FPGA and SoC Devices
Generate code for Microchip FPGAs and the FPGA portion of SoC Devices

約2年 前 | ダウンロード 8 件 |

Thumbnail

回答済み
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Refer to the following External Bug Report for a resolution to this issue: https://www.mathworks.com/support/bugreports/2656440...

2年以上 前 | 5

| 採用済み

質問


HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Since returning to the office in 2022, I have been unable to use HDL Workflow Advisor with Xilinx Vivado. I see the following er...

2年以上 前 | 2 件の回答 | 5

2

回答

回答済み
Generate C code for HLS?
While HLS does take C/C++ as an input, it typically requires some amount of hardware specification to successfully generate HDL....

約3年 前 | 0

| 採用済み

質問


Generate C code for HLS?
Can I generate C code from MATLAB and Simulink and then feed it into a high-level synthesis (HLS) tool to generate HDL?

約3年 前 | 2 件の回答 | 0

2

回答

回答済み
Does HDL Coder support the VHDL fixed-point and floating-point packages?
No. To ensure full portability and numerical consistency with MATLAB rounding and saturation, HDL Coder generates this functiona...

3年以上 前 | 0

| 採用済み

質問


Does HDL Coder support the VHDL fixed-point and floating-point packages?
Does the VHDL code generated by HDL Coder use the IEEE VHDL fixed-point or floating-point packages (IEEE.fixed_pkg.all, IEEE.flo...

3年以上 前 | 1 件の回答 | 0

1

回答