photo

Mohamed BAGHDADI


Last seen: 9ヶ月 前 |  2021 年からアクティブ

Followers: 0   Following: 0

統計

  • First Answer

バッジを表示

Feeds

表示方法

回答済み
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...

3年以上 前 | 0

質問


Set up HDL verifier
how can i fix this problem? PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.

3年以上 前 | 1 件の回答 | 0

1

回答