Feeds
回答済み
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...
5年弱 前 | 0
質問
Set up HDL verifier
how can i fix this problem? PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.
5年弱 前 | 1 件の回答 | 0
