hdl coder IO buffer error

54 ビュー (過去 30 日間)
Fahri Gürbüz
Fahri Gürbüz 2020 年 7 月 19 日
回答済み: Kiran Kintali 2021 年 11 月 15 日
Hi,
I am creating a model using model based design for motor control. I have generated vhdl code and run implementation in vivado. In the implemenation step, I have had an error shown as below.
[Place 30-188] UnBuffered IOs: clk has following unbuffered loads : Multiply_Add_out1_1_reg[1](FDRE) Multiply_Add_out1_1_reg[2](FDRE) Multiply_Add_out1_1_reg[3](FDRE) Multiply_Add_out1_1_reg[4](FDRE) Multiply_Add_out1_1_reg[5](FDRE) Multiply_Add_out1_1_reg[6](FDRE) mulOutput_1_reg(DSP48E1) Constant15_out1_1_reg[1](FDRE) Delay6_reg_reg[0](FDRE) Delay6_reg_reg[1](FDRE) HDL_Counter1_out1_reg[0](FDRE).....
I think there is a lack of buffer problem. Could anyone can help me in order to overcome this problem.
Thanks in advance..
Fahri
  3 件のコメント
Walter Roberson
Walter Roberson 2020 年 7 月 19 日
As a lot of people (including me) would not be familiar with the programs involved, it is useful to note that the message is being emitted by vivado rather than HDL Coder.
It is not obvious to me that vivado is "running out" of buffers; the message could indicate that what is being sent to vivado has some signal chains that are not tied to a clock when they need to be.

サインインしてコメントする。

回答 (1 件)

Kiran Kintali
Kiran Kintali 2021 年 11 月 15 日
Answering the question without access to the model or the full context here.
You could consider enabling the resource utilization report and check resource utilization after code generation and see if anything looks off limits.
sfir_fixed
hdlset_param('sfir_fixed','ResourceReport','on')
makehdl('sfir_fixed/symmetric_fir')

カテゴリ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by