Community Profile

photo

Fahri Gürbüz


Last seen: 1年以上 前 2020 年からアクティブ

Statistics

  • Thankful Level 2
  • Thankful Level 1
  • Explorer

バッジを表示

Content Feed

表示方法

質問


help for forcing simulink in order to run using ode4 (RG4)
Dear all, I have generate a motor model according to dq reference frame theory. The model is run without any problem, but I mus...

1年以上 前 | 0 件の回答 | 0

0

回答

質問


FPGA data capture setting problem
Dear all, I am trying to use FPGA data capture and following the instructions given in the page https://www.mathworks.com/help/...

約2年 前 | 1 件の回答 | 0

1

回答

回答済み
hdl coder work flow adviser block compability error
Dear Kiran Kintali, First of all, thanks for your fast answer. I have used all data either single or fixed-point and as you kno...

2年以上 前 | 0

質問


hdl coder work flow adviser block compability error
Dear all, I have a model so as to control a pmsm. when I run the hdl workflow adviser to generate VHDL code, an error which is ...

2年以上 前 | 4 件の回答 | 0

4

回答

質問


hdl coder IO buffer error
Hi, I am creating a model using model based design for motor control. I have generated vhdl code and run implementation in viva...

2年以上 前 | 1 件の回答 | 0

1

回答

質問


hdl coder ram usage and source optimizaion
Dear all, I am using hdl coder and modelling current and speed PI with space vector PWM and SPI blocks. When I go to vivado, I ...

2年以上 前 | 1 件の回答 | 0

1

回答

質問


hdl coder model checker output latetency and ulp error warning
Hi, I am trying to generate motor speed controller in FPGA. I have completed my model and now I am in code generation phase. I...

2年以上 前 | 1 件の回答 | 0

1

回答

質問


How can I define FPGA pin as data input in simulink model?
Hello Everyone, I am a new FPGA model-based design learner. Thus, finding what I want is still a puzzle for me. I am studying o...

3年弱 前 | 0 件の回答 | 0

0

回答