HDL Coder State Control Block

Use the HDL Coder™ State Control block to tag a subsystem and the hierarchy below it for implementation in hardware.

Published: 23 Feb 2016

Related Products

Feedback

Up Next:

HDL Coder enables high-level design for FPGAs, SoCs, and ASICs by generating Verilog and VHDL code. You can use the generated HDL code for FPGA programming, ASIC prototyping, and production design.

What Is HDL Coder?

Related Videos:

This is part two of a two-part series on this feature, showing how to use clock rate pipelining with other HDL Coder optimizations to trade off speed versus resource usage.

HDL Coder Clock Rate Pipelining, Part 2: Optimization

Clock rate pipelining, introduced in HDL Coder R2014b, inserts new pipeline stages that are clocked at the faster FPGA clock rate. This is part one of a two-part series on this feature, introducing the feature and basic concepts.

HDL Coder Clock Rate Pipelining, Part 1: Introduction

This presentation, made by Nokia, focuses on the usage and benefits of Simulink HDL tools targeted for rapid prototyping and verification of SoCs.

Rapid Prototyping Using HDL Coder

In this presentation Ericsson shares their experiences incorporating HDL Coder into the design workflow of a new test-bed radio.

Radio Testbed Design Using HDL Coder

View more related videos