Jack Erickson, MathWorks
Utilize the HDL Verifier™ FPGA-in-the-loop capability to simulate your design running on an FPGA development board within a MATLAB® or Simulink® test environment. This allows you to test your design running on real hardware using the same stimulus and analysis that you used to design your algorithm.
In R2016a, the ability to connect to supported boards via PCI Express® was added to speed interconnect communication.
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .Select web site
You can also select a web site from the following list:
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.