photo

Steven Hatcher

Last seen: 3日 前 |  2022 年からアクティブ

Followers: 0   Following: 0

メッセージ

Team Lead for the HDL Coder Optimizations area.

Programming Languages:
C++, MATLAB, VHDL

統計

  • Knowledgeable Level 1
  • First Answer

バッジを表示

Feeds

表示方法

回答済み
HDL-Coder Delay Balancing in Feedback-Loop workaround
Hi Niklas, There is an optimization that can leverage a faster clock in regions of logic running at a slower rate. It looks lik...

2年弱 前 | 0

| 採用済み

回答済み
Enabled Subsystem produce hold without bypass
Hi Andrew, The only way this style of code can be generated which avoids creation of the by-pass register is to have a delay at...

2年以上 前 | 0

回答済み
Multiply and add not correctly mapping to a single DSP slice
Hi Justin, Are any of the adders using saturation or rounding logic that a Xilinx DSP48E1 would not natively support? Looking a...

2年以上 前 | 0