photo

Thibault Gadeyne


2015 年からアクティブ

Followers: 0   Following: 0

統計

Feeds

表示方法

質問


ROM block generated by HDL Coder not inferred by Vivado Synthesis tool
I want to map a LUT in RAM blocks of my FPGA. I followed this example guidelines: http://fr.mathworks.com/help/hdlcoder/examples...

9年以上 前 | 1 件の回答 | 0

1

回答

回答済み
HDL Coder: Clock-rate pipelining example
Hello Girish, I basically want to realize transfer functions or controllers running at limited speeds and I would be interest...

9年以上 前 | 0

質問


HDL Coder: Clock-rate pipelining example
I would like to evaluate clock-rate pipelining functionality of HDL Coder. Is there any example available ? Thanks in advance...

9年以上 前 | 3 件の回答 | 0

3

回答

質問


HDL Coder: Pipelined multipliers in logic
I want to implement a 8x8 bits multiplier via Simulink with LUTs (without DSP blocks). To optimize speed I wanted to introduce p...

9年以上 前 | 1 件の回答 | 0

1

回答