photo

Lucky


Last seen: 12ヶ月 前 |  2024 年からアクティブ

Followers: 0   Following: 0

統計

  • First Answer

バッジを表示

Feeds

表示方法

質問


HDL Verifier, FPGA in the Loop Not detecting Hardware version Information
Hi All, I am using Simulink to create a simple Project of Half Adder using MATLAB and Simulink and try to test it with FPGA in ...

約1年 前 | 1 件の回答 | 0

1

回答

回答済み
Issue Connecting to Xilinx FPGA Board for Simulation
Hi All, I am Facing the Same problem Can anyone Help me I have tried the Solution which has been Posted Here, I am using Basys...

約1年 前 | 0