Yeung Pok Nga

Last seen: 26日前 | 2023 年からアクティブ

Followers: 0 Following: 0

質問

How to get digital/analog input to speedgoat processor using IO334-325k
Hello, I'm currently running a controller model on speedgoat IO334-325k FPGA, using hdl coder to define analog and digital inte...

約2ヶ月前 | 1 件の回答 | 0

回答

質問

Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...

8ヶ月前 | 1 件の回答 | 0

回答

質問

HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...

10ヶ月前 | 1 件の回答 | 0

回答

質問

HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...

10ヶ月前 | 1 件の回答 | 0

回答

質問

HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...

2年弱前 | 1 件の回答 | 0

回答