photo

Ethan Tola


Last seen: 3年以上 前 |  2021 年からアクティブ

Followers: 0   Following: 0

統計

  • First Answer
  • First Review

バッジを表示

Feeds

表示方法

回答済み
How do i resolve this error for converting my Simulink Subsystem into a verilog code?
Hi Devendra! TL;DR: Try specifying the fractional bits in your fixed point definitions. I was having this same issue today as ...

3年以上 前 | 0