統計
MATLAB Answers
0 質問
15 回答
ランク
of 154,057
コントリビューション
0 問題
0 解答
スコア
0
バッジ数
0
コントリビューション
0 投稿
コントリビューション
0 パブリック チャネル
平均評価
コントリビューション
0 ハイライト
平均いいねの数
Feeds
回答済み
Zynq SDR setup error
Please note that starting with the 24a general release, the features of Zynq SDR Support from Communications Toolbox will be ava...
Zynq SDR setup error
Please note that starting with the 24a general release, the features of Zynq SDR Support from Communications Toolbox will be ava...
11ヶ月 前 | 0
回答済み
Lane Detection with Zynq-Based Hardware - Pixel-Stream Model
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...
Lane Detection with Zynq-Based Hardware - Pixel-Stream Model
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...
11ヶ月 前 | 0
回答済み
how to get hdmi input to the matlab?
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...
how to get hdmi input to the matlab?
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...
11ヶ月 前 | 0
回答済み
HDL workflow Advisor image
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...
HDL workflow Advisor image
Please note that starting with the 24a general release, the features of the Xilinx Zynq Support from Vision HDL Toolbox will be ...
11ヶ月 前 | 0
回答済み
Coverage in FPGA in the loop
Hi Ander— You raise a good question here in your pursuit of validating the coverage of your testbench. Our team reviewed this a...
Coverage in FPGA in the loop
Hi Ander— You raise a good question here in your pursuit of validating the coverage of your testbench. Our team reviewed this a...
4年弱 前 | 1
回答済み
is it possible to run the demo "Performing Large Matrix Operation on FPGA using External Memory" on Intel Altera FPGA?
Yes, it should be possible. If you are still interested, please write to me at eric.cigan at mathworks.com.
is it possible to run the demo "Performing Large Matrix Operation on FPGA using External Memory" on Intel Altera FPGA?
Yes, it should be possible. If you are still interested, please write to me at eric.cigan at mathworks.com.
6年以上 前 | 0
| 採用済み
回答済み
MATLAB and ModelSim, version compatibility
Here is a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html#bt16i4l-7 page that lists the versions of Mode...
MATLAB and ModelSim, version compatibility
Here is a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html#bt16i4l-7 page that lists the versions of Mode...
7年以上 前 | 0
| 採用済み
回答済み
Vivado build in Simualtor co-simulation
We maintain a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html complete list of HDL simulators> for which...
Vivado build in Simualtor co-simulation
We maintain a <https://www.mathworks.com/help/hdlverifier/gs/supported-eda-tools.html complete list of HDL simulators> for which...
7年以上 前 | 0
| 採用済み
回答済み
Can I get a list of Altera FPGA boards supported by matlab/simulink?
[was a comment - re-submitting as an answer] At this point the DE1-SoC is not supported out of the box. However, it should be p...
Can I get a list of Altera FPGA boards supported by matlab/simulink?
[was a comment - re-submitting as an answer] At this point the DE1-SoC is not supported out of the box. However, it should be p...
8年弱 前 | 0
回答済み
Compatibility for Mathworks' and Xilinx tools integration (System Generator, Vivado, Support Package...)
Please note that in HDL Coder R2014b, *both* Xilinx ISE and Vivado are supported as downstream tools. I understand that Yongfeng...
Compatibility for Mathworks' and Xilinx tools integration (System Generator, Vivado, Support Package...)
Please note that in HDL Coder R2014b, *both* Xilinx ISE and Vivado are supported as downstream tools. I understand that Yongfeng...
10年弱 前 | 0
回答済み
Usage of Sum of Elements blockset from Altera DSP builder advanced blockset
I recommend that you check with Altera on this question because they will have more direct experience with the capabilities and ...
Usage of Sum of Elements blockset from Altera DSP builder advanced blockset
I recommend that you check with Altera on this question because they will have more direct experience with the capabilities and ...
10年弱 前 | 0
回答済み
Matlab Simulink with Altera Stratix III FPGA
Based on your explanation, I believe this would be supported by HDL Verifier, which supports FPGA-in-the-Loop with Stratix III b...
Matlab Simulink with Altera Stratix III FPGA
Based on your explanation, I believe this would be supported by HDL Verifier, which supports FPGA-in-the-Loop with Stratix III b...
10年弱 前 | 0
回答済み
2014b and HDL Coder
No -- as you observed, AXI-Stream is not supported with HDL Coder in R2014b.
2014b and HDL Coder
No -- as you observed, AXI-Stream is not supported with HDL Coder in R2014b.
10年弱 前 | 0
回答済み
HDL verifier and zedboards
Architectural issues with Zynq have made it difficult to use the FIL feature of HDL Verifier with ZedBoard. In terms of other So...
HDL verifier and zedboards
Architectural issues with Zynq have made it difficult to use the FIL feature of HDL Verifier with ZedBoard. In terms of other So...
10年弱 前 | 0
回答済み
How to verify Altera IP core with Simulink?
MathWorks offers a number of ways to verify Altera IP cores with Simulink depending on use case. * If you have a reference m...
How to verify Altera IP core with Simulink?
MathWorks offers a number of ways to verify Altera IP cores with Simulink depending on use case. * If you have a reference m...
10年弱 前 | 1