Chandra Adusumalli

Last seen: 約1ヶ月前 | 2021 年からアクティブ

Followers: 0 Following: 0

統計

ランク
2,013
of 300,592

評判
32

コントリビューション
0 質問
7 回答

回答採用率
0.00%

獲得投票数
4

バッジを表示

Feeds

回答済み
How to make a proper data transfer between FPGA and Processor?
Hi Seregi, You can refer below example for streaming data tarnsfer between hardware and software. Streaming Data from Hardware...

4ヶ月前 | 0

回答済み
How are RFDC block and AXI4-Stream to Software block settings applied to the target board by SoC Builder?
Hi Sergei, The settings configured in the RFDC block are mapped to the corresponding parameters of the RF Data Converter IP ...

5ヶ月前 | 2

| 採用済み

回答済み
Does SoC Builder do build optimizations, can I see the resources mapping and can I change it?
SoC Builder considers the hdl code generation settings in the FPGA model configuration. Please refer to the following link for m...

5ヶ月前 | 1

| 採用済み

回答済み
Support for RFSoC 2x2 kit for academics
Hi Peter Hobden, You can use this RFSoC Template - MATLAB & Simulink (mathworks.com) RFSoC template from SoC Blockset to crea...

約3年前 | 0

| 採用済み

回答済み
HDL System Blockset FPGA design generation Error
Hi Shady, Please use proper downsampler for data and use same rate trantition block for valid and ready signals in your design....

3年以上前 | 1

| 採用済み

回答済み
Having difficulty with examples using the socModelCreator to from the SoC Blockset
Hi Jim Esmond , You need to install 3rd party software tools after installing SoC Blockset supportpackage for Xilinx devices....

3年以上前 | 0

| 採用済み

回答済み
OFDM Transmit and Receive Using Xilinx RFSoC Device
Hi, Have you done Hardware setup after installing the supportpackages? If you have not done already and please follw this link ...

4年以上前 | 0

| 採用済み