Community Profile

photo

dr446


2018 以来アクティブ

Statistics

  • Thankful Level 1

バッジを表示

Content Feed

表示方法

質問


MATLAB as AXI master and FIL tool at the same time
I have a system that requires reading from external ddr3 memory. I also have handwritten verilog code that I want to run using t...

3年弱 前 | 1 件の回答 | 0

1

回答

質問


Why can I not change the architecture of my subsystem to Black Box?
I am using R2018b. My end goal is to use FPGA in the Loop programming. I have verilog files that I want to include as a black bo...

3年弱 前 | 3 件の回答 | 0

3

回答

質問


How do I log certain samples only in Simulink?
When my signal crosses a threshold, I would like to write the time the threshold was crossed and the subsystem that it came from...

3年弱 前 | 0 件の回答 | 0

0

回答

質問


Simulink buffer: How do I fix the error "All sample times must be discrete. No continuous or constant sample times are allowed."
I have a discrete scalar input into a simulink buffer and would like the buffer to output a 100x1 vector of the scalar inputs. H...

約3年 前 | 3 件の回答 | 0

3

回答