The fixed-point attributes of the stages of a cascade cannot be changed in FDATOOL. They must be set before cascading
1 回表示 (過去 30 日間)
古いコメントを表示
I want to set an interpolated digital filter to output to Verilog HDL. I can't set the fixed-point input / output bit width parameter. How can I solve this problem:
The fixed-point attributes of the stages of a cascade cannot be changed in FDATOOL. They must be set before cascading
0 件のコメント
回答 (1 件)
Kiran Kintali
2021 年 3 月 30 日
Consider creating a simulink model and generating Verilog HDL from the generated model after further customizations.
0 件のコメント
参考
カテゴリ
Help Center および File Exchange で Floating-Point to Fixed-Point Conversion についてさらに検索
製品
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!