Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.
1 回表示 (過去 30 日間)
古いコメントを表示
After compiling an FPGA in the loop simulink model with VHDL Verifier for Xilinx or Altera devices the new model with the FIL object appears. On windows, a new terminal shows that a new bitstream is being generated but on Ubuntu 18.05, no file is ever created. Am i missing a configuration step?
1 件のコメント
Cau Tran
2022 年 8 月 11 日
I also had this problem. Can anyone give me advice for this one?
FIL does not generate the bitstream file.
回答 (1 件)
YP
2022 年 11 月 21 日
Can you check if xterm is installed?
FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html
0 件のコメント
参考
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!