HDL Coder won't map LUT into BRAM
4 ビュー (過去 30 日間)
古いコメントを表示
Hello everyone.
I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LUT blocks to implement the data in the design, as it would be mapped to the BRAM in the FPGA.
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/464890/image.png)
Once I run HDL Workflow Advisor, all the steps seem to go well. However, when I look at the report of Place and Route step, BRAM and ROM is at 0%, so I'm not sure if this is working as intended.
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/464895/image.png)
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/464900/image.png)
Does someone have any idea? I will attach a sample design along with the data.
Thank you very much.
0 件のコメント
回答 (1 件)
Shomit Dutta
2020 年 12 月 19 日
Hi Joaquin,
As seen in the figure in your question, the input to the LUT is a constant and thus Xilinx synthesis tool will optimize the LUT. If you have a non-constant input to the LUT, synthesis tool will infer a RAM.
Thanks,
Shomit
0 件のコメント
参考
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!