photo

JOAQUIN GARCIA ORDOÑEZ


Last seen: 約1年 前 |  2020 年からアクティブ

Followers: 0   Following: 0

統計

  • First Review
  • Thankful Level 1

バッジを表示

Feeds

表示方法

質問


Processor and FPGA Synchronization in Coprocessing Mode
Hello everyone. I'm following this documentation to run an experiment that is hardware-in-the-loop: https://mathworks.com/help/...

3年以上 前 | 1 件の回答 | 0

1

回答

質問


HDL Coder won't map LUT into BRAM
Hello everyone. I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LU...

約4年 前 | 1 件の回答 | 0

1

回答

質問


How can I modify mapping options in HDL Workflow Advisor in Simulink?
Hi everyone. I am trying to implement a design on a FPGA using Simulink's HDL Workflow Advisor. The block that I am trying to i...

5年弱 前 | 1 件の回答 | 0

1

回答