Error in conversion of simulink model into verilog code?

1 回表示 (過去 30 日間)
SUKUMAR NAGINENI
SUKUMAR NAGINENI 2019 年 3 月 17 日
回答済み: Kiran Kintali 2019 年 3 月 17 日
Hello,
We are getting an error while conversion of Simulink model into Verilog code using HDL coder. Anyone can resolve this problem.
The details of the current MATLAB version and the error attached below.
MATLAB 2015 b (32-bit).
p.JPG

サインインしてこの質問に回答する。

採用された回答

Kiran Kintali
Kiran Kintali 2019 年 3 月 17 日
Absence of the necessary files shows you seem to have installation issues.
Can you please do a clean reinstall and if it doesn't help can you contact MathWorks install team support?
Thanks

その他の回答 (0 件)

カテゴリ

Help Center および File Exchange で Introduction to Installation and Licensing についてさらに検索

タグ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by