Is it possible for Filter Design HDL coder to generate a FIR filter whose sampling rate is higher than clock rate?
5 ビュー (過去 30 日間)
古いコメントを表示
Hi everyone,
I'm using the Filter Design HDL coder in Matalb 2018b. Since our ADC has a much higher sampling rate than the FPGA clock rate, I want to generate a FIR filter which supports parallel processing. This kind of FIR filter is named super sampling rate FIR filter. I checked the User Guide of Filter Design HDL Coder but I can't find a solution. The fully parallel architecture described in the User Guide only supports one sample per clock period. Is it possible generate super sampling rate FIR filter using Filter Design HDL Coder? Is there any examples?
I want to generate DA-based FIR filter, I'm wondering if it supports super sampling rate FIR filter.
Thank you.
Regards, Tong
0 件のコメント
採用された回答
Bharath Venkataraman
2018 年 10 月 18 日
編集済み: Bharath Venkataraman
2018 年 10 月 18 日
5 件のコメント
Bharath Venkataraman
2018 年 10 月 21 日
It appears that your product installation may be corrupted. Would you be able to install the product again and see if this issue still occurs?
その他の回答 (0 件)
参考
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!