zedboard fpga in loop
古いコメントを表示
Hello, Has anybody used zedboard in fpga in loop simulation? If so are there any documents or explainitions? Thank you
回答 (2 件)
Tao Jia
2015 年 8 月 24 日
1 投票
There is a generic tutorial at: http://www.mathworks.com/help/hdlverifier/examples/verify-hdl-implementation-of-pid-controller-using-fpga-in-the-loop.html?prodcode=ES&language=en.
Note that zedboard only supports JTAG connection with the host when using FPGA-in-the-Loop, while this tutorial was designed for both Ethernet and JTAG connection. You just need to following the instructions specific to Xilinx JTAG.
To run this demo, you need Xilinx Vivado.
4 件のコメント
irem
2015 年 8 月 26 日
Tao Jia
2015 年 9 月 4 日
The Zedboard itself comes with on-board JTAG-USB port. You just need to use the micro-USB cable that comes with the board to connect the JTAG port (labeled as "PROG" on the board) with your host computer's USB port. That's it.
irem
2015 年 9 月 7 日
Eduardo Flores
2020 年 11 月 29 日
Hey @Irem, did you managed to solve the Device arm_dap_0 is not programmable error?
Antti Wredfors
2015 年 9 月 23 日
1 投票
I have some diffuculties with new 2015b release too. It's a litle bit same like previous post. The tcl file will not download bitstream correctly.
HDL Workflow advisor can sometimes program Zedboard, but usually it does not! If I use Vivado 2014.4 to download bitstream then it works. (Without tcl functions)
What I discovered was that "vivado_download.tcl"-file is not fully correct at this Vivado 2014.4 release. With Simulink 2015a and Vivado 2014.2 this works always correctly. But not anymore with new releases.
Original vivado_download.tcl file uses command "current_hw_target [get_hw_targets *]". If I remove this line from tcl file, then this works perfectly.
Is there any soutions for bitstream download issues?
BR Antti
2 件のコメント
Ram Bhaskara
2020 年 3 月 28 日
Hi! I did not understand how to get around this error. Can you please suggest the steps to get around it?
labtoolstcl 44-10 device arm_dap_0 is not programmable
Thanks!
- Ram
Eduardo Flores
2020 年 11 月 29 日
Did you solve this isse @Ram Bhaskara? I have the same problem
カテゴリ
ヘルプ センター および File Exchange で AMD FPGA and SoC Devices についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!