Can anyone explain the relationship between simulink sampling time and real world clock in FPGA?
1 回表示 (過去 30 日間)
古いコメントを表示
Hello.
Can anyone explain the relationship between simulink sampling time and real world clock in FPGA? I'm working with FPGA Cyclone IV, Matlab 2014b.
0 件のコメント
回答 (1 件)
Ganesh Gaonkar
2015 年 6 月 12 日
Hi,
This example from MathWork's HDL Verifier Toolbox can give you a good idea on the relation between Simulink Sample Time and FPGA clock ticks.
1 件のコメント
Yeung Pok Nga
2024 年 6 月 17 日
This page doesn't exist anymore, could you please provide a different link? Thank you
参考
カテゴリ
Help Center および File Exchange で Sources についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!