Can anyone explain the relationship between simulink sampling time and real world clock in FPGA?

1 回表示 (過去 30 日間)
Hello.
Can anyone explain the relationship between simulink sampling time and real world clock in FPGA? I'm working with FPGA Cyclone IV, Matlab 2014b.

回答 (1 件)

Ganesh Gaonkar
Ganesh Gaonkar 2015 年 6 月 12 日
Hi,
This example from MathWork's HDL Verifier Toolbox can give you a good idea on the relation between Simulink Sample Time and FPGA clock ticks.
  1 件のコメント
Yeung Pok Nga
Yeung Pok Nga 2024 年 6 月 17 日
This page doesn't exist anymore, could you please provide a different link? Thank you

サインインしてコメントする。

カテゴリ

Help Center および File ExchangeSources についてさらに検索

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by