XADC in System Generator/Model Composer for MATLAB
8 ビュー (過去 30 日間)
古いコメントを表示
Hi.
I have designed and simulated my entire control logic (using Xilinx blockset of System Generator-Model Composer for MATLAB) and tested in Simulink environment.
Now I need to emulate the ADC register access and controls for the four-channel XADC and set the pin names, etc. How to program/emulate/ design code for XADCs on 7 series FPGA (I use the Nexys A7 board - Artix 7 100t processor) using Xilinx blockset?
I have no experience with programming in Verilog/VHDL. I generate HDL code using System Generator and then generate bitstream and program hardware in Vivado 2020.2.
There are no resources anywhere for XADC emulation / programming using Xilinx blockset. Please help.
I did see some pages where verilog or vhdl files are written and loaded into a black box in Simulink. But I didn't understand it or how it works.
0 件のコメント
回答 (1 件)
Kiran Kintali
2022 年 10 月 11 日
Can you share your Simulink model?
Are you trying to utilize HDL Coder workflow advisor IP core generation features?
参考
カテゴリ
Help Center および File Exchange で HDL Coder についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!