Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.

18 ビュー (過去 30 日間)
Shu Hu
Shu Hu 2022 年 3 月 21 日
回答済み: Bharath Venkataraman 2022 年 3 月 21 日
I got the VHDL code using the System Generator, but there are some errors displayed as following figures. And the verilog HDL code could work generating from the same Simulink Model. Is there any setting should be done?Thank you very much.

サインインしてこの質問に回答する。

回答 (1 件)

Bharath Venkataraman
Bharath Venkataraman 2022 年 3 月 21 日
System Generator is a third-party blockset provided by Xilinx. For any further questions, please contact Xilinx technical support:
https://www.xilinx.com/support/service-portal/contact-support.html

カテゴリ

Help Center および File Exchange で HDL Coder についてさらに検索

タグ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by