Community Profile

photo

Rick Policy


Last seen: 7ヶ月 前 2021 以来アクティブ

Statistics

Content Feed

表示方法

質問


HDL Coder output port type needs to be std_logic_vector (8 downto 0)
I am currently evaluating Simulink's HDL coder for VHDL and need some help after searching the internet for hours... My simple ...

7ヶ月 前 | 1 件の回答 | 0

1

回答