photo

Arun


Tenesix Inc.

Last seen: 3年以上 前 |  2014 年からアクティブ

Followers: 0   Following: 0

メッセージ

統計

  • Thankful Level 1

バッジを表示

Feeds

表示方法

質問


HDL Coder RAM generation for an array
will hdl coder generate ram for 2 dimension array if isempty(my_ary) my_ary = zeros (10,1000) end new_value = [1:10...

約10年 前 | 1 件の回答 | 0

1

回答

質問


Matlab to RTL - Block RAM Enable
An array will get recognized as block RAM. So foo_ary(index) = write_value_at_index will write to the block RAM Question - how...

約10年 前 | 2 件の回答 | 0

2

回答

質問


No of Pipeline Stages in Verilog coming from an m file (or latency)
How does one find how many pipeline stages exist in the verilog file. Example, run the mdhlc_sobel filter example from the web s...

10年以上 前 | 2 件の回答 | 0

2

回答

質問


HDL Resource Untilization does not match Synthsis Ouput
When running hdl coder for example on mlhdlc_sobelfilter.m the utilization report says the hdl needs multipliers (90) adders/Sub...

10年以上 前 | 1 件の回答 | 0

1

回答