photo

Gunjan Upadhyay


Last seen: 3年以上 前 2021 年からアクティブ

Followers: 0   Following: 0

統計

Feeds

表示方法

質問


Is it possible to generate DPI model of PLL Testbench block and use it inside SystemVerilog/UVM testbench?
I have an UVM testbench and I am trying to measure PLL performance like mean frequency error compared to target frequency, settl...

3年以上 前 | 1 件の回答 | 0

1

回答