Community Profile

photo

Michael Du


Last seen: 約4年 前 |  2019 年からアクティブ

統計

  • Thankful Level 1
  • First Answer
  • Revival Level 1

バッジを表示

Content Feed

表示方法

回答済み
Rate transitions and HDL generation port requirement
Ferrara, Thank you for your instruction. I have been updating the rate transition at the input or output ports or internal logi...

約4年 前 | 0

回答済み
Rate transitions and HDL generation port requirement
The model is attached. To simulate the functionality, it reads in a captured data file and serialize them outside the HDL conver...

約4年 前 | 0

質問


Rate transitions and HDL generation port requirement
Due to the down-sampling requirement, the rate transition HDL block is used to sample at a lower rate of the data stream. Also, ...

約4年 前 | 4 件の回答 | 0

4

回答

質問


HDL IP block with more than one type of AXI interface
The idea is to generate the HDL IP blocks using the external PL DDR3 memories with both AXI4 Master and AXIS interfaces. The dat...

約4年 前 | 1 件の回答 | 0

1

回答

質問


AXI4-S interface must use the same sample rate
This question is for the HDL advisor workflow. The AXIS data slave input of the system are taking in data from 3 channels, packa...

約4年 前 | 0 件の回答 | 0

0

回答

回答済み
Serial port timeout- 10 seconds, but getting less samples than expected/desired
I have similar questions. Matlab seems to set an upper limit to the serial port timeout of ~20ms and the serial input size of 2k...

4年以上 前 | 0