photo

Poorren


Last seen: 約1ヶ月 前 |  2017 年からアクティブ

Followers: 0   Following: 0

メッセージ

統計

  • Thankful Level 1
  • First Review

バッジを表示

Feeds

表示方法

質問


How to disable clockdriver logic and clr port (automatic added) in generated vhdl code?
The dev enviroment of my experiment is Matlab 2020b with Vivavdo 2020. I attached the sysgen model and relative configuration f...

11ヶ月 前 | 1 件の回答 | 0

1

回答

質問


tristate input in hdl verifier?
Hi guys, I met a problem on how to generate tristate bus stimulus in hdl verifier. In details, I need to verify a bus read/writ...

1年以上 前 | 0 件の回答 | 0

0

回答

質問


How to update HDL verifier block when VHDL source changes its port definition?
I couldn't find a way to update the block when vhdl source change its source file. So, I have to manually add or remove those de...

1年以上 前 | 2 件の回答 | 0

2

回答

質問


Exception on debug C shared library based application when using visual studio 2017
Hello guys, Now, I try and study to use Matlab library compiler to convert matlab script to library function, and call it in C ...

2年弱 前 | 1 件の回答 | 0

1

回答

質問


Question on zp2sos gain scaling?
Hello guys, I have a question on matlab zp2sos function. The question is how matlab do scaling when convert z/p/k to zeros...

6年以上 前 | 0 件の回答 | 0

0

回答