Perform mapping of 16 point ifft using cosimulation
2 ビュー (過去 30 日間)
古いコメントを表示
Hi
I have successfully managed to satisfy all check points of "HDL workflow advisor" Now at mapping I am given Error as provided in snapshot that the resources are insufficient. The FPGA in use is spartan-3e with 500k gates and I think its sufficient for this task. Can any one help me in this matter?
Snapshot:
0 件のコメント
採用された回答
Rob Graessle
2011 年 5 月 8 日
"IOB" refers to the input/output pins on the FPGA. So the design you are implementing has too many inputs and outputs (or the widths of the I/O signals are too large) for your particular FPGA.
0 件のコメント
その他の回答 (0 件)
参考
カテゴリ
Help Center および File Exchange で HDL Coder についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!