Perform mapping of 16 point ifft using cosimulation

1 回表示 (過去 30 日間)
aitizaz
aitizaz 2011 年 5 月 8 日
Hi
I have successfully managed to satisfy all check points of "HDL workflow advisor" Now at mapping I am given Error as provided in snapshot that the resources are insufficient. The FPGA in use is spartan-3e with 500k gates and I think its sufficient for this task. Can any one help me in this matter?
Snapshot:
http://imageshack.us/photo/my-images/607/pblm.jpg/

サインインしてこの質問に回答する。

採用された回答

Rob Graessle
Rob Graessle 2011 年 5 月 8 日
"IOB" refers to the input/output pins on the FPGA. So the design you are implementing has too many inputs and outputs (or the widths of the I/O signals are too large) for your particular FPGA.

その他の回答 (0 件)

カテゴリ

Help Center および File Exchange で HDL Code Generation についてさらに検索

タグ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by