How to do FPGA-in-the-loop simulation with Altera DE2-115 board?
2 ビュー (過去 30 日間)
古いコメントを表示
I successfully created a FIL block out of my VHDL code using filWizard. It was also possible to load the bitfile to the board (DE2-115).
Trying to simulate the design, I get the following error message: Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.
Pinging the board is not successfull. DE2-115 board is connected to the computer via an 1Gbs switch where also the company's network is conneted to. DE2-115 was configured having an IP from the same subnet as the computer.
What could be the Problem? Do I have to do some DE2-115 specific settings (e.g. JP1 position, MAC address, ...)?
2 件のコメント
Pablo Medina
2016 年 9 月 15 日
Hey, Did you solve the problem? I am experimenting the same error any hint will be useful. Thanks for the future answer.
Mohamed BAGHDADI
2021 年 5 月 17 日
Hey, Did you solve it? I am experimenting the same.
PS: I am using Matlab 2019b, altera cyclone IV GX and Quartus prime 18.1.
thank you
回答 (1 件)
Tao Jia
2013 年 10 月 30 日
The switch is the problem. In HDL Verifier documentation, it says that the FPGA board must be connected to the host computer directly, i.e., a point to point connection.
0 件のコメント
参考
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!