how does the simulink design verifier creates test case
1 回表示 (過去 30 日間)
古いコメントを表示
Ajay krishna Vasanthakumar
2020 年 7 月 27 日
コメント済み: Ajay krishna Vasanthakumar
2020 年 7 月 31 日
Hello all,
how does the simulink design verifier generates test cases. does it generate the testcase for the given stop in the model to extend the coverage or it alters the stop time ?
Thanks in Advance
Ajay Krishna
0 件のコメント
採用された回答
Pat Canny
2020 年 7 月 30 日
Hi Ajay,
There is an option to "extend" existing test cases with Simulink Design Verifier: https://www.mathworks.com/help/sldv/ug/when-to-extend-existing-test-cases.html
This is a common workflow for users who wish to leverage existing (often manually written) test cases. The test cases are extended in time from the stop time of the manually written test cases.
Otherwise, Simulink Design Verifier will create a new test case with a simulation start time of t=0 .
Hopefully this helps.
Thanks.
- Pat
その他の回答 (0 件)
参考
カテゴリ
Help Center および File Exchange で Generate Tests についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!