MATLAB Answers

Speedgoat terminal board pin number relation to channel vector?

2 ビュー (過去 30 日間)
Nicholas Ferry
Nicholas Ferry 2018 年 8 月 9 日
回答済み: Diego Kuratli 2018 年 8 月 9 日
I'm using a the speedgoat performance, trying to utilize the Kintex7 FPGA IO333-6 ADC's and DAC's. I'm using the speedgoat provided bitstream 'speedgoat_IO333_06_all_io.mat'. I'm unclear on how to relate the pins of the terminal board, , to the channel vector which is requird for the simulink blocks A/D read, .

回答 (1 件)

Diego Kuratli
Diego Kuratli 2018 年 8 月 9 日
Typically, the speedgoat_IO333_06_all_io FPGA bitstream is for system testing purposes only. You might have a Custom Implementation.
The documentation includes the base pin mapping:
The digital channels (TTL) are listed as "FPGA Code Module functionality" because those channels would be configured with specific Code Modules in a Custom Implementation. In the case of the speedgoat_IO333_06_all_io FPGA bitstrea, pin 2-9, 36-38, and 41-41 correspond to digital I/O channel 1 to 13.
The analog I/O part cannot be configured with a Custom Implementation, so it is fixed.
For the analog inputs, in the A/D read block you can enable channels 1 to 16, by entering a vector. E.g. if you want to use analog input channels 1, 2, 3, 4 -> Channel vector: [1, 2, 3, 4]. Same applies for the analog output channels and the D/A write block.
To minimize the I/O latency, I recommend enabling only the channels that you effectively need. Also, by preference use consecutive channels.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by