How to generate VHDL code in Xilinx for discrete PID controller for the controller equation is as u(k)=u(k-1)+(28.2671)e(k)+(-55.5204)e(k-1)+(27.2625)e(k-2) ????

4 ビュー (過去 30 日間)

Harshit Derasari 2018 年 2 月 25 日

the algorithm is Distributed Arithmetic(DA) algorithm based on LUTs(Look up tables)

Code Generation

Help Center および File Exchange で Code Generation についてさらに検索

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by

How to generate VHDL code in Xilinx for discrete PID controller for the controller equation is as u(k)=u(k-1​)+(28.2671​)e(k)+(-55​.5204)e(k-​1)+(27.262​5)e(k-2) ????