Does anyone know what this error means? "Failed to receive a control packet from the FPGA target."
1 回表示 (過去 30 日間)
古いコメントを表示
Im executing fpga-in-the-Loop simulation from MATLAB. My target device is the Virtex 5 XUPV5 LX110T. Everything looks fine even the loading bitstream is complete successfull, but i get this error "Failed to recieve a control packet from the FPGA target."
0 件のコメント
回答 (0 件)
参考
製品
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!