How to use design verifier with incompatible simulink models?

1 回表示 (過去 30 日間)
Tushar Agarwal
Tushar Agarwal 2016 年 7 月 10 日
I have a Simulink model with an integrator block that cannot be stubbed while running the design verifier, rendering the model incompatible with the design verifier. Is there a way to increase the coverage of such a model other than manually building test cases?

サインインしてこの質問に回答する。

回答 (0 件)

カテゴリ

Help Center および File Exchange で Generate Tests についてさらに検索

タグ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by