HDL Workflow Advisor and Xilinx System Generator
古いコメントを表示
Hi everyone,
I am working on generating an IP Core Generation using HDL coder for some blocks designed in System Generator, but I have an error when I use HDL Workflow Advisor.
The message shows in stage 2.3 Check Block Compatibility:

Thanks in advance for your help.
BR,
Romel
回答 (1 件)
Tim McBrayer
2016 年 6 月 14 日
0 投票
This sounds like an issue to take up with customer support.
カテゴリ
ヘルプ センター および File Exchange で AMD FPGA and SoC Devices についてさらに検索
製品
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!