Simulink System Generator Query
1 回表示 (過去 30 日間)
古いコメントを表示
how to generate a verilog code in simulink using system generator? I have generated the model for Image Negative using simulink. I am struggling to generate the verilog code. Help me with the steps. I need to generate the verilog code alone. I am not going to implement the design on FPGA kit. For your reference I am attaching the simulink model. I am getting the error while running the model. that error is displayed in the text file. For your reference I am attaching the same for your reference. Please specify the parameters for system generator block
0 件のコメント
回答 (1 件)
Tim McBrayer
2016 年 4 月 5 日
System Generator is a Xilinx product, not a MathWorks product. The error message states that you're hitting an internal error in SysGen and requests you contact Xilinx support, and also points you to the Xilinx Answers Database. Both of these seem to be good suggestions.
0 件のコメント
参考
カテゴリ
Help Center および File Exchange で HDL Verifier についてさらに検索
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!