フィルターのクリア

failed to receive a control packet from the FPGA target

3 ビュー (過去 30 日間)
Medhat Elsayed
Medhat Elsayed 2015 年 10 月 30 日
回答済み: Jazmin 2019 年 9 月 13 日
Hi,
I am trying to perform the simulink example (fil_pid) using MATLAB 2014b, Vivado 2014.1, and Xilinx VC707 board. I performed all the steps successfully as shown in the figures below.
However, when I replace the controller and try to simulate the design, it gives me this error message:
I tried to check the connection with the FPGA (using ping command), and I found that it is working well. And the FPGA programming file is downloaded successfully.
So, I do not know what is really the problem.
Thanks.

回答 (1 件)

Jazmin
Jazmin 2019 年 9 月 13 日
Hello, did you solve the problem, I found the same mistake, I'musing Atlys Spartan 6 development board... Please, need help

カテゴリ

Help Center および File ExchangeFPGA, ASIC, and SoC Development についてさらに検索

タグ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by