FIR Decimation timestack sample

2 ビュー (過去 30 日間)
wen
wen 2025 年 2 月 5 日
anyone know if the FIR Decimation block thats compatible with HDL coder can run timestacked samples? meaning something like this. so when all channel combine it can generate waveform thats higher than FPGA clock
t0 t1
x(0) x(3)
x(1) x(4) goes to filter in parallel ----> filter
x(2) x(5)

サインインしてこの質問に回答する。

回答 (0 件)

カテゴリ

Help Center および File Exchange で Filter Analysis についてさらに検索

タグ

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by