フィルターのクリア

Info

この質問は閉じられています。 編集または回答するには再度開いてください。

How to reprogram the FPGA using the previously generated bitstream

1 回表示 (過去 30 日間)
amir
amir 2015 年 3 月 30 日
閉鎖済み: MATLAB Answer Bot 2021 年 8 月 20 日
I am using HDL Workflow Advisor to program the FPGA on the ZedBoard.
The problem is, when I close the Workflow Advisor window, I have to re-synthesize the design, even if I do not change it. Is there a way to reprogram the FPGA using the previously generated bitstream without going through the Workflow Advisor again?
  1 件のコメント
Long Wang
Long Wang 2017 年 11 月 17 日
Actually this would also be my question :-) Additionally I would like to know, how to use JTAG to download the bitstream to Zedboard. Hopefully after two years, there will be an answer.

回答 (0 件)

この質問は閉じられています。

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by