送信済み
Discrete Time Integrator in Embedded MATLAB
This demo shows how to use Embedded MATLAB block parameters to control the algorithm behavior
10年弱 前 | ダウンロード 1 件 |
送信済み
Modeling Counters and Timers in Embedded MATLAB
Implementing various kinds of counters like Johnson, Gray, Mod counters in Embedded MATLAB.
10年弱 前 | ダウンロード 2 件 |
送信済み
Vectorized Adaptive noise canceler using LMS filter
This demo shows to call external functions in an Embedded MATLAB block
10年弱 前 | ダウンロード 1 件 |
送信済み
Bytes to Tuple converter
Using bitsliceget and bitconcat functions to implement a Byte2Tuple converter needed in a DVB system
10年弱 前 | ダウンロード 1 件 |
送信済み
Enhanced and new bitwise operators in R2007b
This demo introduces new bitwise operators available in fixed point toolbox in R2007b
10年弱 前 | ダウンロード 1 件 |
送信済み
Modelling registers in Embedded MATLAB
This example shows how to use Embedded MATLAB to model memory elements
10年弱 前 | ダウンロード 1 件 |
送信済み
Modeling Mode Logic in Embedded MATLAB
Implementing Mealy and Moore FSMS in an Embedded MATLAB block
10年弱 前 | ダウンロード 1 件 |
送信済み
A 32 point FFT in embedded MATLAB using fixed point arithmetic
The attached model implements a 32 point fft using embedded MATLAB and fixed point arithmetic
10年弱 前 | ダウンロード 1 件 |
送信済み
DSP algorithms using Embedded MATLAB Block
using Embedded MATLAB block effectively in Simulink
10年弱 前 | ダウンロード 2 件 |
送信済み
HDL Cookbook examples with Embedded MATLAB
Patterns and examples of various hardware elements implemented using Embedded MATLAB
10年弱 前 | ダウンロード 5 件 |
送信済み
Cordic Implementation of Sin/Cos using embedded MATLAB
This model implements cordic algorithm using embedded MATLAB blocks
10年弱 前 | ダウンロード 1 件 |
回答済み
Matlab 2014b HDL coder, code generation failed.
Hello, Thank you for your question; we would like to investigate further on this issue and provide a workaround. Can you t...
Matlab 2014b HDL coder, code generation failed.
Hello, Thank you for your question; we would like to investigate further on this issue and provide a workaround. Can you t...
約11年 前 | 0
回答済み
Cannot find design 'main' on the path : HDL coder error
Can you tell us which version of MATLAB you are using? Thanks please make sure your project file (.prj) file is in the same f...
Cannot find design 'main' on the path : HDL coder error
Can you tell us which version of MATLAB you are using? Thanks please make sure your project file (.prj) file is in the same f...
11年以上 前 | 0
| 採用済み
回答済み
about using HDL coder
can you attach your MATLAB design and testbench? please let us know what version of MATLAB you are using. thanks
about using HDL coder
can you attach your MATLAB design and testbench? please let us know what version of MATLAB you are using. thanks
11年以上 前 | 0
| 採用済み
回答済み
How to avoid warnings regarding non-existent directory ?
Hi, I am not able to open the attachment. Based on your question, I recommend that you please check with Xilinx on this qu...
How to avoid warnings regarding non-existent directory ?
Hi, I am not able to open the attachment. Based on your question, I recommend that you please check with Xilinx on this qu...
11年以上 前 | 0
回答済み
Using variable-size data with Unbuffer Block ?
I forwarded your question to our HDLVerifier team. Thanks
Using variable-size data with Unbuffer Block ?
I forwarded your question to our HDLVerifier team. Thanks
11年以上 前 | 0
回答済み
HDL Code Generation "unhandled type"
you might have tried to generate code from the whole model. can you try this? makehdl('sfir_fixed/symmetric_fir')
HDL Code Generation "unhandled type"
you might have tried to generate code from the whole model. can you try this? makehdl('sfir_fixed/symmetric_fir')
11年以上 前 | 0
回答済み
how to generate an "inout" port by Simulink HDL coder?
this should work. thanks % codegen -config:hdl -args {ufi(0,32,0),true,uint8(0)} read_or_load_ram function output = re...
how to generate an "inout" port by Simulink HDL coder?
this should work. thanks % codegen -config:hdl -args {ufi(0,32,0),true,uint8(0)} read_or_load_ram function output = re...
11年以上 前 | 0
回答済み
how to generate an "inout" port by Simulink HDL coder?
In 2014a we have added support for INOUT ports in HDLCoder. Bidirectional port specification: You can specify bidirectiona...
how to generate an "inout" port by Simulink HDL coder?
In 2014a we have added support for INOUT ports in HDLCoder. Bidirectional port specification: You can specify bidirectiona...
12年弱 前 | 0
回答済み
HDL Coder and LEC tools
Can you please contact technical support with specific issues? HDLCoder generates synthesizable HDL code (VHDL and Verilog) fro...
HDL Coder and LEC tools
Can you please contact technical support with specific issues? HDLCoder generates synthesizable HDL code (VHDL and Verilog) fro...
約12年 前 | 0
回答済み
Does HDL coder supports electrical blocks(tool boxes like power system,power electronics etc) to convert in to VHDL code? Please let me know which tool boxes it supports.
We would love to know more about this request. Can you please contact technical support on what additional blocks you would like...
Does HDL coder supports electrical blocks(tool boxes like power system,power electronics etc) to convert in to VHDL code? Please let me know which tool boxes it supports.
We would love to know more about this request. Can you please contact technical support on what additional blocks you would like...
約12年 前 | 0
回答済み
issue in HDL coding tutorial on Matlab R2012a
This is a known issue in R2012a and has been in subsequent releases.
issue in HDL coding tutorial on Matlab R2012a
This is a known issue in R2012a and has been in subsequent releases.
約12年 前 | 0
回答済み
HDL Coder IPCore Interface configuration scriptable?
There is no published API to script IP Core generation in Simulink. Please contact technical support for more info and planned e...
HDL Coder IPCore Interface configuration scriptable?
There is no published API to script IP Core generation in Simulink. Please contact technical support for more info and planned e...
約12年 前 | 0
| 採用済み
回答済み
How do I convert an unsigned integer to a signed integer without causing an overflow or using TYPECAST in Simulink 7.9 (R2012a)?
Use *reinterpretcast* to convert an unsigned number to signed number without causing overflow. The stored integer bits of the nu...
How do I convert an unsigned integer to a signed integer without causing an overflow or using TYPECAST in Simulink 7.9 (R2012a)?
Use *reinterpretcast* to convert an unsigned number to signed number without causing overflow. The stored integer bits of the nu...
約12年 前 | 1
回答済み
How to create a FFT ipcore for Zynq using Simulink HDL Coder?
Are you using "HDL FFT" or "HDL Streaming FFT" blocks shipping with HDLCoder? These support efficient HDL Code generation and us...
How to create a FFT ipcore for Zynq using Simulink HDL Coder?
Are you using "HDL FFT" or "HDL Streaming FFT" blocks shipping with HDLCoder? These support efficient HDL Code generation and us...
13年弱 前 | 0
回答済み
Problems in converting Matlab code to VERILOG (HDL Coder)
Please contact technical support with the MATLAB code. Most likely you are running into an operation or function which is no...
Problems in converting Matlab code to VERILOG (HDL Coder)
Please contact technical support with the MATLAB code. Most likely you are running into an operation or function which is no...
13年弱 前 | 0
回答済み
HDL code generation in matlab
Can you contact MathWorks support with your code and someone will help you resolve the issue?
HDL code generation in matlab
Can you contact MathWorks support with your code and someone will help you resolve the issue?
13年弱 前 | 0
回答済み
HDL code generation problem
Can you give us more details? what error are you seeing that led you to believe you have an issue with fiaccel? Thanks.
HDL code generation problem
Can you give us more details? what error are you seeing that led you to believe you have an issue with fiaccel? Thanks.
13年弱 前 | 0
回答済み
HDL Coder Example - Problem
The demo is trying to show that if you execute the following sequence of commands you will have a working directory with write p...
HDL Coder Example - Problem
The demo is trying to show that if you execute the following sequence of commands you will have a working directory with write p...
13年弱 前 | 0
回答済み
System Generator y HDL coder
I used google translate on your message. "Good afternoon, I'm back working on the disne with FPGA and want to develop my proj...
System Generator y HDL coder
I used google translate on your message. "Good afternoon, I'm back working on the disne with FPGA and want to develop my proj...
約13年 前 | 0