photo

Wayne


2013 年からアクティブ

Followers: 0   Following: 0

メッセージ

統計

  • Thankful Level 1
  • Knowledgeable Level 1
  • First Answer

バッジを表示

Feeds

表示方法

質問


Offline Support Package Installation
Hello all - I have a non-networked MATLAB machine on which I am trying to install the Arduino support package. I have a separate...

10年以上 前 | 1 件の回答 | 2

1

回答

回答済み
Problem with a loop in the hdl coder
I'm still learning vhdl and HDL coder, myself - you can use while loops, it just sounds like you need to provide some informatio...

11年弱 前 | 0

| 採用済み

質問


SimPower Systems and Stateflow
Greetings, I am having an issue with Stateflow that has me completely baffled, and I suspect it is related to SimPower System...

11年弱 前 | 1 件の回答 | 0

1

回答

質問


Display the RST port in a Xilinx FIL model
Hey all, I am generating a FPGA-in-the-Loop model using a Xilinx board. When you set the port types (DUT I/O Ports section in...

約11年 前 | 1 件の回答 | 0

1

回答

回答済み
FIL Wizard giving me a strange error
I'm answering my own question here - I restarted my machine, and the error went away. I'm still confused as to what caused it to...

約11年 前 | 0

質問


FIL Wizard giving me a strange error
Hey all, I'm trying to make a FIL model using the FPGA in the loop wizard. I've done this successfully before, I am simply do...

約11年 前 | 2 件の回答 | 0

2

回答

質問


Is Stateflow not supported for Xilinx HDL code generation
Greetings - I am using a Virtex 5 ML506 board (since my VC707 is not supported) and am trying to do a FPGA in the loop simulatio...

約11年 前 | 1 件の回答 | 0

1

回答

質問


Xilinx Series 7 Support
Greetings - my group recently ordered a Virtex-7 (VC707) FPGA board. My intent was to use it with HDL Coder and HDL Verifier, bu...

約11年 前 | 1 件の回答 | 0

1

回答