Feeds
回答済み
HDL Coder and HDL Verifier
Thank you! Going back to Question 3: Is it possible to do run Synopsys using an EDA script? Going back to Question 4: I d...
HDL Coder and HDL Verifier
Thank you! Going back to Question 3: Is it possible to do run Synopsys using an EDA script? Going back to Question 4: I d...
12年弱 前 | 0
質問
HDL Coder and HDL Verifier
Hello, Sorry for asking so many questions about the HDL Coder and Verifier recently it is just that I have never started a pr...
12年弱 前 | 2 件の回答 | 0
2
回答質問
Development Kits
Hello, I am a little confused about the _Spartan 6 Development Kit Support from Simulink_. It says that the required hardwar...
12年弱 前 | 1 件の回答 | 0
1
回答回答済み
Altera FPGAs
Sorry and one more question. Would the development board below be compatible with the HDL Coder and Verifier? http://www.x...
Altera FPGAs
Sorry and one more question. Would the development board below be compatible with the HDL Coder and Verifier? http://www.x...
12年弱 前 | 0
回答済み
Altera FPGAs
Hello Wang, Thank you for response! I hope it is okay if I ask you another question. Are there any development boards tha...
Altera FPGAs
Hello Wang, Thank you for response! I hope it is okay if I ask you another question. Are there any development boards tha...
12年弱 前 | 0
質問
Altera FPGAs
Hello, I want to use the HDL Coder and HDL Verifier to program two different FPGAs; a Xilinx Spartan 6 and an Altera Arria II...
12年弱 前 | 3 件の回答 | 0
3
回答回答済み
Simulations from an FPGA
Hello Tim, I was looking at the prototyping boards available from this link http://www.mathworks.com/fpga-design/fpga-deve...
Simulations from an FPGA
Hello Tim, I was looking at the prototyping boards available from this link http://www.mathworks.com/fpga-design/fpga-deve...
12年弱 前 | 0
回答済み
Simulations from an FPGA
Thank you for getting back to me; I really appreciate your help.
Simulations from an FPGA
Thank you for getting back to me; I really appreciate your help.
12年弱 前 | 0
質問
Simulations from an FPGA
Hello Everyone, This might sound like a silly question. I want to program an FPGA using Simulink and HDL Coder/Verifier. ...
12年弱 前 | 3 件の回答 | 1